



١.

```
main program
library ieee;
use ieee.std logic 1164.all;
entity mux is
 port (a, b:in std logic vector(7 downto 0);
        sel: in std logic vector(1 downto 0);
        c: out std logic vector(7 downto 0));
end mux;
architecture example of mux is
begin
  process (a, b, sel)
  begin
      if (sel="00") then
           c <= "0000000";
      elsif (sel="01") then
           c <= a;
      elsif (sel="10") then
           c <= b;
      else
           c <= "ZZZZZZZZ";
      end if;
  end process;
end architecture;
```


Name	Value	Stimulator		1 .	20 -	1 .	40 -		60 -	1 .	80 -	1
+ ⊳ a		Binary Counter	(00	X05	χoa	X0F	X14	X 19	χŒ	X23	X28	
∓ ⊳ Ь		Binary Counter	(00	X01	X02	X03	(04	X05	X06	X07	X08	
⊡ ► sel		Binary Counter	0		χı		X2		X3		χο	
P sel(1)												
□ sel(0)												
± • c			(00		χoa	X0F	(04	(05	Xzz		X00	
· · · · · · · · · · · · · · · · · · ·												

```
main program

entity circuit is
    port(a, b, c: in bit;
    y: out bit);
end circuit;

architecture myarch of circuit is
    signal x : bit;
begin
    x <= a and b;
    y <= x OR (not c);
end architecture;</pre>
```

The signal A,B and C will have the respective frequencies of 12.5 MHz, 25MHz and 50 MHz. So the period for each signal is 80ns, 40ns and 20ns.



Bellow is the truth table from the assignment. Both the truth table and the waveforms match.

а	b	С	у
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Grading criteria:

QI (50 points):

- Missing or incorrect code: -30
- Waveforms (pick one)
 - Missing or incorrect waveform: -20
 - Incomplete / unclear waveform: -5

Q2 (50 points):

- Code (pick one)
 - Missing or incorrect code: -30
 - Inefficient implementation (e.g. use of inout ports): -5
- Waveforms (pick one)
 - Missing or incorrect waveform: -20
 - Incomplete / unclear / done with other methods besides clocks: -10