## CPE462 - VHDL: Simulation and Synthesis - Fall'II


Prof. Nuno Alves (<u>nalves@wne.edu</u>), College of Engineering

Homework Assignment #2

Due Date: Friday, September 16th 2011



I. Look at the following MUX and its respective truth table. For example, if **sel**='10' then the output is whatever 8 bits that were provided in input **a**. If **sel**='11' then we want the output to be in a high impedance state(Z). Setting up a signal to an high impedance state is obtained with the VHDL command output <= "Z". If you have 8 bits, then you should add the command output <= "ZZZZZZZZZ".




sel	С	
00	0	
01	a	
10	ь	
11	Z	

- a) Look at the code below and fill in the blanks
- b) With active HDL or Xilinx ISE, check the syntax and provide some input/output waveforms. Turn in a printout of the code and a screenshot of the waveforms.

```
library ieee;
use
entity mux is
   port (___, ___: ___ std_logic_vector(7 downto 0);
       sel: in ___
        ___: out std_logic_vector(7 downto 0));
end mux;
architecture example of is
begin
   process (a, b, sel)
   begin
      if (sel="00") then
         c <= "00000000";
      elsif (_____) then
         c <= a;
      elsif (sel="10") then
         c <= ;
         c <= ";
      end if;
   end _____;
end _____ ;
```

2. a) Implement the following function in VHDL using active HDL. Printout the source-code.



а	b	С	у
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

b) Generate the waveforms for all 8 input combinations using 3 different clocks. Write down the frequency for each clock and take a screenshot of the input/output waveforms. Make sure you press the option zoom-to-fit, so that the entire wave covers a single screen.