CPE462 - VHDL: Simulation and Synthesis - Fall'II

Prof. Nuno Alves (<u>nalves@wne.edu</u>), College of Engineering

Homework Assignment #7

Due Date: Monday, October 10th 2011



**Homework policy:** If I see something unusual about your work, you can be sure I will ask you about it. If you are unable to explain it to me why you chose some implementation method I will have to consider your entire solution wrong. Now, what is my definition of "unusual work"? Well, things like suspicious parts of code that may have been copied from a website or chunks of your implementation that are very close to one of your colleagues. I really encourage communication amongst yourselves, and I want you guys to have a good time learning while doing these exercises... but please don't blindly copy code. If you really must, at least acknowledge your sources.

1. In class we talked about setting up generic parameters in VHDL. Look at the following parity generator code

```
entity parity_gen is
       generic (n: integer := 7);
       port (input : in bit_vector (n-1 downto 0);
       output : out bit vector(n downto 0));
       entity;
end
architecture myarch of parity gen is
begin
       process(input)
       variable temp1 : bit;
       variable temp2 : bit_vector (output'range);
       begin
               temp1:='0';
               for i in input'range loop
                       temp1 := temp1 XOR input(i);
                       temp2(i) := input(i);
               end loop;
               temp2(output'high):=temp1;
               output<=temp2;
       end process;
end architecture;
```

- a) Provide some code comments which explains exactly what every single line is doing.
- b) Change the generic parameter **n** to have the value of 4, and create a test-bench file that will test the circuit. Turn-in a printout of your code and a printout of the wave-forms.

2. The following exercises are based on the following signal declarations:

```
SIGNAL a : BIT := '1';

SIGNAL b : BIT_VECTOR (3 DOWNTO 0) := "1100";

SIGNAL c : BIT_VECTOR (3 DOWNTO 0) := "0010";

SIGNAL d : BIT_VECTOR (7 DOWNTO 0);

SIGNAL e : INTEGER RANGE 0 TO 255;

SIGNAL f : INTEGER RANGE -128 TO 127;
```

a) Practice on operators: fill in the blanks.

b) Practice in attributes: fill in the blanks.

```
      c'LOW
      ->

      d'HIGH
      ->

      c'LEFT
      ->

      d'RIGHT
      ->

      c'RANGE
      ->


      d'LENGTH
      ->

      c'REVERSE_RANGE
      ->
```

c) Legal and illegal operations: Verify whether each of the operations below is legal or illegal. Briefly justify your answers.

```
b(0) AND a
a + d(7)
NOT b XNOR c
c + d
e - f
IF (b<c) ...
IF (b>=a) ...
IF (f/=e) ...
IF (e>d) ...
b sra 1
c srl -2
f ror 3
e*3
f/4
e/3
d <= c
d(6 DOWNTO 3) := b
e <= d
f := 100
```

3. The following figure shows the top-level diagram of a generic m-by-n decoder. The circuit has two inputs, sel (m bits) and ena (single bit), and one output, x (n bits). We assume that n is a power of two, so m=log2(n). If ena='0', then all bits of x should be high; otherwise, the output bit selected by sel should be low, as illustrated in the truth table.



ena	sel	x
0	00	1111
1	00	1110
	01	1101
	10	1011
	11	0111

The ARCHITECTURE below is totally generic, for the only changes needed to operate with different values of m and n are in the ENTITY (through sel, line 7, and x, line 8, respectively). In

this example, we have used m=3 and n=8. However, though this works fine, the use of GENERIC would have made it clearer that m and n are indeed generic parameters.

```
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
 _____
5 ENTITY decoder IS
   PORT ( ena : IN STD LOGIC;
6
           sel : IN STD LOGIC VECTOR (2 DOWNTO 0);
7
           x : OUT STD LOGIC VECTOR (7 DOWNTO 0));
9 END decoder;
10 -----
11 ARCHITECTURE generic decoder OF decoder IS
12 BEGIN
13
    PROCESS (ena, sel)
      VARIABLE temp1 : STD LOGIC VECTOR (x'HIGH DOWNTO 0);
15
       VARIABLE temp2 : INTEGER RANGE 0 TO x'HIGH;
16 BEGIN
      temp1 := (OTHERS => '1');
17
18
      temp2 := 0;
19
      IF (ena='1') THEN
        FOR i IN sel'RANGE LOOP -- sel range is 2 downto 0
20
            IF (sel(i)='1') THEN -- Bin-to-Integer conversion
21
22
               temp2:=2*temp2+1;
23
            ELSE
24
               temp2 := 2*temp2;
25
       END LOOP;
temp1(temp2):='0';
           END IF;
27
28
      END IF;
29
      x \le temp1;
30 END PROCESS;
31 END generic_decoder;
```

		100			00,0	าร	200.0ns				300,0ns				400.0ns				500.0n:		
ena	0																				
sel	DO	0	$\supset$	1	$\mathcal{X}$	0	$\mathcal{X}$	1	$\chi$	2	X	3	X	4	$\chi$	5	X	6	X	7	χo
X	D 255		255		$=$ $\chi$	254	$\Box$ (	253	$=\chi$	251	$\supset \chi$	247	$\supset$	239	$\supset$	223	$\mathcal{X}$	191	$\supset$	127	$\supset$ C

The functionality of the encoder above can be verified in the simulation results. As can be seen, all outputs are high, that is, x="IIIIIIII" (decimal 255), when ena='0'. After ena has been asserted, only one output bit (that selected by sel) is turned low. For example, when

sel="000" (decimal 0), x="IIIIIII0" (decimal 254); when sel = "001" (decimal 1), x="IIIII01" (decimal 253); when sel="010" (decimal 2), x="IIII1011" (decimal 251); and so on.

## Questions:

- (a) Create an **identical** replication of the waveform presented above in Active HDL.
- (b) In order for this design to operate with another vector size, two values must be changed: the range of sel (line 7) and the range of x (line 8). We want now to transform this design in a truly generic one. In order to do so, introduce a GENERIC statement in the ENTITY, specifying the number of bits of sel (say, n=3), then replace the upper range limits of sel and x by an attribute which is a function of n. Crete a test-bench and simulate your circuit in order to verify its functionality. Turn in a printout of the modified code, the test-bench and the output waveform.
- (c) In the original design, a binary-to-integer conversion was implemented (lines 20–26). This conversion could be avoided if sel had been declared as an INTEGER. Modify the code, declaring sel as an INTEGER. The code should remain truly generic, so the range of sel must be specified in terms of n. Crete a test-bench and simulate your circuit in order to verify its functionality. Turn in a printout of the modified code, the test-bench and the output waveform.
- 4. List all operators, attributes and generics in the following code:

```
entity parity_det is
        generic (n: integer := 7);
        port (input : in bit_vector (n downto 0);
        output : out bit);
end entity;
architecture myarch of parity det is
begin
        process(input)
        variable temp : bit;
        begin
                temp:='0';
                for i in input'range loop
                       temp := temp XOR input(i);
                end loop;
                output<=temp;
        end process;
end architecture;
```