


Practice Exercises

Topic #03 - b) Introduction to Xilinx development environment

Exercise #1 - SPARTAN-3 FPGA implementation of a 2-to-1 MUX



$$Z = (A \cdot \overline{S}) + (B \cdot S)$$

- Inputs **A** and **B** are a 4-bit bus
- Fix the code on the left and map each 4-bit bus to different sets of switches
- Map S0 to button **BTN0**
- Map the output to 4 LEDs

```
library ieee;
use _____;

entity mux is
    port (____, ____: ____ std_logic_vector(3
downto 0);
        sel: in _____;
        ____: out std_logic_vector(3 downto
0));
end mux;

architecture example of _____ is
begin
    process (a, b, sel)
    begin
        if (sel='0') then
            c <= a;
        elsif (_____) then
            c <= ____;
        end if;
    end _____;
end _____;
```


Solution #1 - SPARTAN-3 FPGA implementation of a 2-to-1 MUX

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity mux is
  port (a, b: in std_logic_vector(3 downto 0);
        sel: in bit;
        c: out std_logic_vector(3 downto 0));
end mux;
```

```
architecture example of mux is
begin
```

```
  process (a, b, sel)
  begin
    if (sel='0') then
      c <= a;
    elsif (sel='1') then
      c <= b;
    end if;
  end process;
end architecture;
```



$$Z = (A \cdot \overline{S}) + (B \cdot S)$$

