
## CPE 462 VHDL: Simulation and Synthesis


Topic #03 - d) Introduction to test-benches



### Simulating a circuit

- On our last class you learned a method of simulating the circuit using waveforms.
- You would specify a clock, and manually you would turn each symbol HIGH or LOW.
- That is a mess. We need to automate this process if we want to get anything done.
- We don't want to manually simulate a huge circuit!








### Implementation of a 4-to-1 MUX

We are now going to automate the testing of a 4-to-1 MUX... First we write the VHDL code for a 4-to-1 MUX.

```
entity mux is
      port(a,b,c,d,s0,s1 : in bit;
      z : out bit);
end entity;
architecture myarch of mux is
begin
      z. <=
      (a AND NOT(s0) AND NOT(s1))
      OR
      (b AND s0 AND NOT(s1))
      OR
                                                 F = (A \cdot \overline{S_0} \cdot \overline{S_1}) + (B \cdot S_0 \cdot \overline{S_1}) + (C \cdot \overline{S_0} \cdot S_1) + (D \cdot S_0 \cdot S_1)
      (c AND NOT(s0) AND s1)
      OR
      (d AND s0 AND s1);
end architecture ;
```




### Concept of a VHDL test-bench



#### With VHDL, we can:

- Model the hardware.
- We can also model a test-bench to apply stimulus to the design and to analyze the results, or compare the results of two simulations.
- In effect, VHDL can be used as a stimulus definition language as well as a hardware description language.

#### Test-bench for MUX4



- The entity declaration for a test bench is usually empty.
- This is because the test bench itself does not have any inputs or outputs.
- Test vectors are generated and applied to the unit under test within the test bench.
- Keep in mind that it is illegal to have an architecture body without an entity declaration.

### Concurrent signal assignment

- The 6 concurrent signal assignment statements within the test bench define the input test vectors
- These delays are relative to the time when the assignments execute

```
entity test mux4 is
end;
                                              we will learn
architecture bench of test_mux4 is
                                                  about
  component mux
                                             components in
    port (a, b, c, d, s0, s1: in bit;
    z :out bit);
                                                the future
  end component;
  signal a, b, c, d, z, s0, s1: bit;
begin
    s0 <= '0', '1' after 20 ns;
    s1 <= '0', '1' after 10ns, '0' after 20 ns, '1' after 30 ns;
    a <= '0', '1' after 5 ns;
    b <= '0', '1' after 20 ns, '0' after 30 ns;
    c <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 25 ns;
    d <= '0', '1' after 15 ns, '1' after 25 ns;
   m: mux port map (a, b, c, d, s0, s1, z);
                       we will also learn about this map...
end bench;
```

CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering

#### Outcome of the test-bench

```
entity test_mux4 is

(... some code is missing here: see previous slide ...)

changes value

begin

s0 <= '0', '1' after 20 ns;

s1 <= '0', '1' after 10ns, '0' after 20 ns, '1' after 30 ns;

initial

b <= '0', '1' after 20 ns, '0' after 30 ns;


c <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 25 ns;


d <= '0', '1' after 15 ns, '1' after 25 ns;

(... some code is missing here: see previous slide ...)
```

#### end bench;

Time	Delta	™ a	<b>™</b> P	n C	<b>™</b> d	л 2	n sO	<b>™</b> s1
0.000	0	0	0	0	0	0	0	0
5.000 ns	0	1	0	0	0	0	0	0
5.000 ns	1	1	0	0	0	1	0	0
10.000 ns	0	1	0	1	0	1	0	1
15.000 ns	0	1	0	1	1	1	0	1
20.000 ns	0	1	1	0	1	1	1	0
25.000 ns	0	1	1	1	1	1	1	0
30.000 ns	0	1	0	1	1	1	1	1









### Step by step in active HDL

#### Create a new project like before




### Still, same as before




#### Write the main code

Add a new file, and write the MUX4 code into it.




### Adding the test-bench code

Add a new file, and write the MUX4 test-bench code into it.




# Compile and set simulation entry point

Compile everything, then make sure the test-bench is the simulation top-level.



CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering


#### Start simulation and run it




Nuno Alves (nalves@wne.edu), College of Engineering

### Visualizing output


Now you pick whatever output you want to see. Waveforms or lists.






### Isn't this still a manual process?

- Not quite...
- Since test-benches are just plain VHDL files (in text), I can generate test-benches automatically with a scripting language such as Perl or Python.
- I can export the output list as a text file, and use a scripting language to confirm that my VHDL code is doing what it is supposed to do.







### Test-benches are NOT synthesizable!

- You can NOT add a test bench to an FPGA board
- The purpose of test-benches is to simulate the functional behavior of the circuit
- For example, simulate pressing buttons or activating switches.




### Summary of test-benches



#### there are two separate files...


#### main code




```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;</pre>
```


#### test-bench code



```
entity test mux4 is
end;
architecture bench of test_mux4 is
  component mux
    port (a, b, c, d, s0, s1: in bit;
    z :out bit);
  end component;
  signal a, b, c, d, z, s0, s1: bit;
begin
   s0 <= '0', '1' after 20 ns;
   s1 <= '0', '1' after 10ns;
   a <= '0', '1' after 5 ns;
   b <= '0', '1' after 20 ns, '0' after 30 ns;
   c <= '0', '1' after 10 ns, '0' after 20 ns;</pre>
   d <= '0', '1' after 15 ns, '1' after 25 ns;</pre>
   m: mux port map (a, b, c, d, s0, s1, z);
end bench;
```



```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;
architecture myarch of mux is
begin
    z <=
    (a AND NOT(s0) AND NOT(s1))
    OR
    (b AND s0 AND NOT(s1))
    OR
    (c AND NOT(s0) AND s1)
    OR
    (d AND s0 AND s1);
end architecture ;
```



m: mux port map (a, b, c, d, s0, s1, z);

end bench;

end;

# A test-bench is just a set of inputs to the circuit

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
     (a AND NOT(s0) AND NOT(s1))
    OR
     (b AND s0 AND NOT(s1))
    OR
     (c AND NOT(s0) AND s1)
    OR
     (d AND s0 AND s1);
end architecture ;</pre>
```

```
entity <<TEST-BENCH NAME>> is
 end;
architecture bench of <<TEST-BENCH NAME>> is
  component <<ENTITY NAME TO BE TESTED>>
     <<COPY IN/OUT PORT NAMES>>
  end component;
   signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
 <<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;

■ <<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
</p>
 <<INPUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;
    m: <<ENTITY NAME TO BE TESTED>> port map (<<INSERT IN/OUT
PORT NAMES>>);
•end bench;
```

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
     (a AND NOT(s0) AND NOT(s1))
    OR
     (b AND s0 AND NOT(s1))
    OR
     (c AND NOT(s0) AND s1)
    OR
     (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #I - Change
                                test-bench name
architecture bench of <<TEST_BENCH NAME>> #s
  component <<ENTITY NAME TO BE TESTED>>
     <<COPY IN/OUT PORT NAMES>>
  end component;
  signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
 <<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;
 <<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
 <<INPUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;
    m: <<ENTITY NAME TO BE TESTED>> port map (<<INSERT IN/OUT
PORT NAMES>>);
•end bench;
```

```
entity mux is
    port(a,b,x,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
        OR
        (b AND s0 AND NOT(s1))
        OR
        (c AND NOT(s0) AND s1)
        OR
        (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #2 - Include
entity testMUX is
                                entity to be tested
 end;
architecture bench of testMUX is
  Compener <= ENTITY NAME TO BE TESTED>>
     <<COPY IN/OUT PORT NAMES>>
  end component;
  signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
  <INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;</pre>
 <<NPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
  <<INDUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;
    m: <<entity name to be tested>> port map (<<insert in/out
PORT NAMES>>);
•end bench;
```

CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering



```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
      (a AND NOT(s0) AND NOT(s1))
    OR
      (b AND s0 AND NOT(s1))
    OR
      (c AND NOT(s0) AND s1)
    OR
      (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #3 - Copy input
entity testMUX is
                               output port names
 end;
 architecture bench of testMUX is
  component <u>mux</u>
     <<COPY IN/OUT PORT NAMES>>
  end component;
  signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
 begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
 <<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;
 <<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
 <<INPUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;
    m: mux port map (<<INSERT IN/OUT PORT NAMES>>);
end bench;
```

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
     (a AND NOT(s0) AND NOT(s1))
    OR
     (b AND s0 AND NOT(s1))
    OR
     (c AND NOT(s0) AND s1)
    OR
     (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #4 - Add all
entity testMUX is
                          signal names (in order)
end;
architecture bench of testMUX is
  component mux
     port(a,b,c,d,s0,s1: in bit;
     z : out bit);
  end component;
  signal <- INSERT IN/OUT PORT NAMES & SIGNAL TYPE
begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
 <<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;
 <<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
 <<INPUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;
    m: mux port map (<<INSERT IN/OUT PORT NAMES>>);
end bench;
```

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
      (a AND NOT(s0) AND NOT(s1))
    OR
      (b AND s0 AND NOT(s1))
    OR
      (c AND NOT(s0) AND s1)
    OR
      (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #5 - Copy the
                            signal names to the
entity testMUX is
end;
                                   port line...
architecture bench of testMUX is
  component mux
     port(a,b,c,d,s0,s1: in bit;
     z : out bit);
  end component;
  signal a,b,c,d,s0,s1,z : bit;
begin
 <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
 <<INPUT #2 NAME>> <= '0', '1' after 10ns;
 <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
 <<INPUT #4 NAME>> <= \'0', '1' after 20 ns, '0' after 30 ns;
                   <= 0', '1' after 10 ns, '0' after 20 ns;
 <<INPUT #5 NAME>>
 <<INPUT #6 NAME>>
                   <= 10', '1' after 15 ns, '1' after 25 ns;
    m: mux port map (<<INSERT IN/OUT PORT NAMES>>);
end bench;
```

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
      (a AND NOT(s0) AND NOT(s1))
    OR
      (b AND s0 AND NOT(s1))
    OR
      (c AND NOT(s0) AND s1)
    OR
      (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #6 - Add the
entity testMUX is
                          circuit inputs here
end;
architecture bench of testMUX is
  component mux
    port(a,b,c,d,s0,s1: in bit;
     z : out bit);
  end component;
  signal a,b,c,d,s0,s1,z : bit;
<u>begin</u>
<<INPUT #1 NAME>>1 <= '0', '1' after 20 ns;</pre>
<<!INPUT #2 NAME>> <= '0', '1' after 10ns;</pre>
<<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;
<<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
m: \underline{mux} port map (\underline{a,b,c,d,s0,s1,z});
end bench;
```


```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
    z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
      (a AND NOT(s0) AND NOT(s1))
    OR
      (b AND s0 AND NOT(s1))
    OR
      (c AND NOT(s0) AND s1)
    OR
      (d AND s0 AND s1);
end architecture ;</pre>
```

```
Step #7 - Change the
entity testMUX is
                             circuit stimulus here.
end;
architecture bench of testMUX is
  component mux
     port(a,b,c,d,s0,s1: in bit;
      z : out bit);
  end component;
  signal a,b,c,d,s0,s1,z : bit;
begin
 s0 <=■'0', '1' after 20 ns;
 <u>s1</u> <= '0', '1' after 10ns;
 <u>a</u> <= '0', '1' after 5 ns;
 b <= '0', '1' after 20 ns, '0' after 30 ns;
     <= '0', '1' after 10 ns, '0' after 20 ns;
     <= '0', '1' after 15 ns, '1' after 25 ns;
    m: \underline{mux} port map (\underline{a,b,c,d,s0,s1,z});
end bench;
```

### Practice Exercises


# Exercise #1- Implement a full-adder and test it using a complete test-bench



Ir	ηp	uts	Outputs		
A	В	C <sub>in</sub>	$c_{\mathrm{out}}$	s	
0	0	0	0	0	
1	0	0	0	1	
0	1	0	0	1	
1	1	0	1	0	
0	0	1	0	1	
1	0	1	1	0	
0	1	1	1	0	
1	1	1	1	1	

- As a reminder, this is how a full adder looks like
- Use an internal signal at the end of each gate
- Make sure you declare these internal signals

```
ARCHITEC URE architecture_name OF entity_name IS
    [declarations]
BEGIN
    (code)
END architecture_name;
```





#### Exercise #2- Create a test-bench

- •What does the code do?
- Create an a test bench that will replicate the following waveforms

ame	Value	Sti	1 . 20 . 1 . 40 . 1 . 60 . 1 . 80 . 1 .
nr y	0		
<b>n</b> 40	0		
<b>™</b> d1	0		
<b>π</b> d2	0		
<b>vr</b> 43	0		
<b>π</b> en	1		
<b>™</b> 81	1		
љ 80	1	İ	
	ii.		

```
library IEEE;
use IEEE.std_logic_1164.all;
entity ex3 is
    port (
        en,d3,d2,d1,d0,s1,s0: in STD_LOGIC;
         y: out STD LOGIC
end entity ex3;
architecture arch of ex3 is
begin
y \le 0' when (en='0') else
    d0 when (s1='0') and s0='0') else
    d1 when (s1='0') and s0='1') else
    d2 when (s1='1' \text{ and } s0='0') else
    d3;
end architecture arch;
```



CPE 462 - VHDL: Simulation and Synthesis - Fall 'II Nuno Alves (nalves@wne.edu), College of Engineering

## Exercise #3 - Write the main VHDL code from the test-bench + waveform

```
entity testmaincode is
end;
                                                            Stimulator
                                                  лгa
architecture bench of testmaincode is
                                                  шЬ
  component maincircuit
                                                  лг<sub>Z</sub>
    port(a,b: in bit;
  z : out bit);
  end component;
  signal a,b,z: bit;
begin
a <= '0', '1' after 10ns, '0' after 20ns, '1' after 30ns, '0' after 40ns;
b <= '0', '1' after 20ns;
    m: maincircuit port map (a,b,z);
end bench;
```

