



CPE 462

VHDL: Simulation and Synthesis

Topic #03 - d) Introduction to test-benches

Simulating a circuit

- On our last class you learned a method of simulating the circuit using waveforms.
- You would specify a clock, and manually you would turn each symbol HIGH or LOW.
- **That is a mess.** We need to automate this process if we want to get anything done.
- We don't want to manually simulate a huge circuit!




Implementation of a 4-to-1 MUX

We are now going to automate the testing of a 4-to-1 MUX...
First we write the VHDL code for a 4-to-1 MUX.

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;
```


```
architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```



$$F = (A \cdot \overline{S_0} \cdot \overline{S_1}) + (B \cdot S_0 \cdot \overline{S_1}) + (C \cdot \overline{S_0} \cdot S_1) + (D \cdot S_0 \cdot S_1)$$

Concept of a VHDL test-bench


Test Bench



With VHDL, we can:

- Model the hardware.
- We can also model a test-bench to apply stimulus to the design and to analyze the results, or compare the results of two simulations.
- In effect, VHDL can be used as a stimulus definition language as well as a hardware description language.

Test-bench for MUX4



- The entity declaration for a test bench is usually empty.
- This is because the test bench itself does not have any inputs or outputs.
- Test vectors are generated and applied to the unit under test within the test bench.
- Keep in mind that it is illegal to have an architecture body without an entity declaration.

Concurrent signal assignment

- The 6 concurrent signal assignment statements within the test bench define the input test vectors
- These delays are relative to the time when the assignments execute

```
entity test_mux4 is
end;

architecture bench of test_mux4 is
  component mux
    port (a, b, c, d, s0, s1: in bit;
          z :out bit);
  end component;

  signal a, b, c, d, z, s0, s1: bit;

begin
  s0 <= '0', '1' after 20 ns;
  s1 <= '0', '1' after 10ns, '0' after 20 ns, '1' after 30 ns;
  a <= '0', '1' after 5 ns;
  b <= '0', '1' after 20 ns, '0' after 30 ns;
  c <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 25 ns;
  d <= '0', '1' after 15 ns, '1' after 25 ns;

  m: mux port map (a, b, c, d, s0, s1, z);

end bench;
```

we will learn about components in the future

we will also learn about this map...

Outcome of the test-bench

```
entity test_mux4 is
(... some code is missing here: see previous slide ...)

begin
  s0 <= '0', '1' after 20 ns;
  s1 <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 30 ns;
  a <= '0', '1' after 5 ns;
  b <= '0', '1' after 20 ns, '0' after 30 ns;
  c <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 25 ns;
  d <= '0', '1' after 15 ns, '1' after 25 ns;

  (... some code is missing here: see previous slide ...)

end bench;
```

initial
value




changes value
after 5ns

Time	Delta	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>	<i>s0</i>	<i>s1</i>
0.000	0	0	0	0	0	0	0	0
5.000 ns	0	1	0	0	0	0	0	0
5.000 ns	1	1	0	0	0	1	0	0
10.000 ns	0	1	0	1	0	1	0	1
15.000 ns	0	1	0	1	1	1	0	1
20.000 ns	0	1	1	0	1	1	1	0
25.000 ns	0	1	1	1	1	1	1	0
30.000 ns	0	1	0	1	1	1	1	1




Name	Value	Sti...	20
<i>a</i>			
<i>b</i>			
<i>c</i>			
<i>d</i>			
<i>z</i>			
<i>s0</i>			
<i>s1</i>			

Step by step in active HDL

Create a new project like before




Still, same as before




Write the main code

Add a new file, and write the MUX4 code into it.



Adding the test-bench code

Add a new file, and write the MUX4 test-bench code into it.



Compile and set simulation entry point

Compile everything, then make sure the test-bench is the simulation top-level.

The image shows two screenshots from the Active-HDL 7.2 Student Edition software. The top screenshot shows the 'Design' menu with 'Compile All' selected. The bottom screenshot shows a right-click context menu for the 'test_mux4 (bench)' entity, with 'Set as Top-Level' selected. A large grey arrow points from the 'Compile All' option to the 'test_mux4 (bench)' entity in the Design Browser. Another large grey arrow points from the 'Set as Top-Level' option to the 'test_mux4 (bench)' entity in the Design Browser.





Right-click

```
entity test_mux4 is
    port (a, b, c, d, s0, s1: in std_logic;
          z: out bit);
end entity test_mux4;

architecture bench of test_mux4 is
    -- Component Declaration
    component mux4
        port (a, b, c, d: in std_logic;
              s0, s1: in std_logic;
              z: out bit);
    end component mux4;

    -- Component Instantiation
    mux4_inst: mux4
        port map (a => a, b => b, c => c, d => d,
                  s0 => s0, s1 => s1, z => z);
end architecture bench;
```

Start simulation and run it



Visualizing output


Now you pick whatever output you want to see. Waveforms or lists.

Time	Delta	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>	<i>s0</i>	<i>s1</i>
0.000	0	0	0	0	0	0	0	0
5.000 ns	0	1	0	0	0	0	0	0
5.000 ns	1	1	0	0	0	1	0	0
10.000 ns	0	1	0	1	0	1	0	1
15.000 ns	0	1	0	1	1	1	0	1
20.000 ns	0	1	1	0	1	1	1	0
25.000 ns	0	1	1	1	1	1	1	0
30.000 ns	0	1	0	1	1	1	1	1


Name	Value	Sti...	20
<i>a</i>			
<i>b</i>			
<i>c</i>			
<i>d</i>			
<i>z</i>			
<i>s0</i>			
<i>s1</i>			

Isn't this still a manual process?

- Not quite...
- Since test-benches are just plain VHDL files (in text), I can generate test-benches automatically with a scripting language such as Perl or Python.
- I can export the output list as a text file, and use a scripting language to confirm that my VHDL code is doing what it is supposed to do.



Time	Delta	a	b	c	d	z	s0	s1
0.000	0	0	0	0	0	0	0	0
5.000 ns	0	1	0	0	0	0	0	0
5.000 ns	1	1	0	0	0	1	0	0
10.000 ns	0	1	0	1	0	1	0	1
15.000 ns	0	1	0	1	1	1	0	1
20.000 ns	0	1	1	0	1	1	1	0
25.000 ns	0	1	1	1	1	1	1	0
30.000 ns	0	1	0	1	1	1	1	1



```
File Path : ~/List6.lst
List6.lst
1      fs delta a b c d z s0 s1
2      0      0 0 0 0 0 0 0 0
3      5000000 0 1 0 0 0 0 0 0
4      5000000 1 1 0 0 0 1 0 0
5      10000000 0 1 0 1 0 1 0 1
6      15000000 0 1 0 1 1 1 0 1
7      20000000 0 1 1 0 1 1 1 0
8      25000000 0 1 1 1 1 1 1 0
9      30000000 0 1 0 1 1 1 1 1
10
```



Test-benches are NOT synthesizable!

- You can **NOT** add a test bench to an FPGA board
- The purpose of test-benches is to simulate the functional behavior of the circuit
- For example, simulate pressing *buttons* or *activating switches*.

Summary of test-benches

there are two separate files...


main code



```
entity mux is
  port(a,b,c,d,s0,s1 : in bit;
        z : out bit);
end entity;

architecture myarch of mux is
begin
  z <=
    (a AND NOT(s0) AND NOT(s1))
  OR
    (b AND s0 AND NOT(s1))
  OR
    (c AND NOT(s0) AND s1)
  OR
    (d AND s0 AND s1);
end architecture ;
```

test-bench code



```
entity test_mux4 is
end;


architecture bench of test_mux4 is
  component mux
    port (a, b, c, d, s0, s1: in bit;
          z :out bit);
  end component;

  signal a, b, c, d, z, s0, s1: bit;

begin
  s0 <= '0', '1' after 20 ns;
  s1 <= '0', '1' after 10ns;
  a  <= '0', '1' after 5 ns;
  b  <= '0', '1' after 20 ns, '0' after 30 ns;
  c  <= '0', '1' after 10 ns, '0' after 20 ns;
  d  <= '0', '1' after 15 ns, '1' after 25 ns;


  m: mux port map (a, b, c, d, s0, s1, z);

end bench;
```



```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```



```
entity test_mux4 is
end;

architecture bench of test_mux4 is
    component mux
        port (a, b, c, d, s0, s1: in bit;
              z :out bit);
    end component;

    signal a, b, c, d, z, s0, s1: bit;

begin
    s0 <= '0', '1' after 20 ns;
    s1 <= '0', '1' after 10ns;
    a  <= '0', '1' after 5 ns;
    b  <= '0', '1' after 20 ns, '0' after 30 ns;
    c  <= '0', '1' after 10 ns, '0' after 20 ns;
    d  <= '0', '1' after 15 ns, '1' after 25 ns;

    m: mux port map (a, b, c, d, s0, s1, z);

end bench;
```

**A test-bench is just a set of
inputs to the circuit**

Lets crete a test-bench with a template

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;
```

```
architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```

```
entity <<TEST-BENCH NAME>> is
end;
```

```
architecture bench of <<TEST-BENCH NAME>> is
    component <<ENTITY NAME TO BE TESTED>>
```

```
        <<COPY IN/OUT PORT NAMES>>
```

```
    end component;
```

```
    signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
```

```
begin
```

```
    <<INPUT #1 NAME>>    <= '0', '1' after 20 ns;
```

```
    <<INPUT #2 NAME>>    <= '0', '1' after 10ns;
```

```
    <<INPUT #3 NAME>>    <= '0', '1' after 5 ns;
```

```
    <<INPUT #4 NAME>>    <= '0', '1' after 20 ns, '0' after 30 ns;
```

```
    <<INPUT #5 NAME>>    <= '0', '1' after 10 ns, '0' after 20 ns;
```

```
    <<INPUT #6 NAME>>    <= '0', '1' after 15 ns, '1' after 25 ns;
```

```
        m: <<ENTITY NAME TO BE TESTED>> port map (<<INSERT IN/OUT
PORT NAMES>>);
```

```
end bench;
```

Lets crete a test-bench with a template

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```

```
entity <<TEST-BENCH NAME>> is
end;
```

Step #1 - Change test-bench name

```
architecture bench of <<TEST-BENCH NAME>> is
    component <<ENTITY NAME TO BE TESTED>>
```

```
        <<COPY IN/OUT PORT NAMES>>
```

```
    end component;
```

```
    signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
```

```
begin
```

```
    <<INPUT #1 NAME>>    <= '0', '1' after 20 ns;
```

```
    <<INPUT #2 NAME>>    <= '0', '1' after 10ns;
```

```
    <<INPUT #3 NAME>>    <= '0', '1' after 5 ns;
```

```
    <<INPUT #4 NAME>>    <= '0', '1' after 20 ns, '0' after 30 ns;
```

```
    <<INPUT #5 NAME>>    <= '0', '1' after 10 ns, '0' after 20 ns;
```

```
    <<INPUT #6 NAME>>    <= '0', '1' after 15 ns, '1' after 25 ns;
```

```
        m: <<ENTITY NAME TO BE TESTED>> port map (<<INSERT IN/OUT
PORT NAMES>>);
```

```
end bench;
```


Lets crete a test-bench with a template

Step #2 - Include entity to be tested

```
entity mux is
  port(a,b,c,d,s0,s1 : in bit;
        z : out bit);
end entity;
```

```
architecture myarch of mux is
begin
  z <=
    (a AND NOT(s0) AND NOT(s1))
  OR
    (b AND s0 AND NOT(s1))
  OR
    (c AND NOT(s0) AND s1)
  OR
    (d AND s0 AND s1);
end architecture ;
```

```
entity testMUX is
end;
```

```
architecture bench of testMUX is
```

```
  component <<ENTITY NAME TO BE TESTED>>
```

```
    <<COPY IN/OUT PORT NAMES>>
```

```
  end component;
```

```
  signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
```

```
begin
```

```
  <<INPUT #1 NAME>>   <= '0', '1' after 20 ns;
```

```
  <<INPUT #2 NAME>>   <= '0', '1' after 10ns;
```

```
  <<INPUT #3 NAME>>   <= '0', '1' after 5 ns;
```

```
  <<INPUT #4 NAME>>   <= '0', '1' after 20 ns, '0' after 30 ns;
```

```
  <<INPUT #5 NAME>>   <= '0', '1' after 10 ns, '0' after 20 ns;
```

```
  <<INPUT #6 NAME>>   <= '0', '1' after 15 ns, '1' after 25 ns;
```

```
  m: <<ENTITY NAME TO BE TESTED>> port map (<<INSERT IN/OUT
  PORT NAMES>>);
```

```
end bench;
```

Lets crete a test-bench with a template

Step #3 - Copy input output port names

```
entity mux is
  port(a,b,c,d,s0,s1 : in bit;
        z : out bit);
end entity;
```

```
architecture myarch of mux is
begin
  z <=
    (a AND NOT(s0) AND NOT(s1))
  OR
    (b AND s0 AND NOT(s1))
  OR
    (c AND NOT(s0) AND s1)
  OR
    (d AND s0 AND s1);
end architecture ;
```

```
entity testMUX is
end;
```

```
architecture bench of testMUX is
  component mux
```

```
    <<COPY IN/OUT PORT NAMES>>
```

```
  end component;
```

```
  signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;
```

```
begin
```

```
  <<INPUT #1 NAME>>   <= '0', '1' after 20 ns;
```

```
  <<INPUT #2 NAME>>   <= '0', '1' after 10ns;
```

```
  <<INPUT #3 NAME>>   <= '0', '1' after 5 ns;
```

```
  <<INPUT #4 NAME>>   <= '0', '1' after 20 ns, '0' after 30 ns;
```

```
  <<INPUT #5 NAME>>   <= '0', '1' after 10 ns, '0' after 20 ns;
```

```
  <<INPUT #6 NAME>>   <= '0', '1' after 15 ns, '1' after 25 ns;
```

```
  m: mux port map (<<INSERT IN/OUT PORT NAMES>>);
```

```
end bench;
```

Lets crete a test-bench with a template

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```

Step #4 - Add all signal names (in order)

```
entity testMUX is
end;

architecture bench of testMUX is
    component mux
        port(a,b,c,d,s0,s1: in bit;
        z : out bit);
    end component;

    signal <<INSERT IN/OUT PORT NAMES & SIGNAL TYPES>>;

begin
    <<INPUT #1 NAME>>    <= '0', '1' after 20 ns;
    <<INPUT #2 NAME>>    <= '0', '1' after 10ns;
    <<INPUT #3 NAME>>    <= '0', '1' after 5 ns;
    <<INPUT #4 NAME>>    <= '0', '1' after 20 ns, '0' after 30 ns;
    <<INPUT #5 NAME>>    <= '0', '1' after 10 ns, '0' after 20 ns;
    <<INPUT #6 NAME>>    <= '0', '1' after 15 ns, '1' after 25 ns;

    m: mux port map (<<INSERT IN/OUT PORT NAMES>>);

end bench;
```

Lets crete a test-bench with a template

Step #5 - Copy the signal names to the port line...

```
entity mux is
  port(a,b,c,d,s0,s1 : in bit;
        z : out bit);
end entity;

architecture myarch of mux is
begin
  z <=
    (a AND NOT(s0) AND NOT(s1))
  OR
    (b AND s0 AND NOT(s1))
  OR
    (c AND NOT(s0) AND s1)
  OR
    (d AND s0 AND s1);
end architecture ;
```

```
entity testMUX is
end;


architecture bench of testMUX is
  component mux
    port(a,b,c,d,s0,s1: in bit;
      z : out bit);
  end component;

  signal('a','b','c','d','s0','s1','z'): bit;

begin
  <<INPUT #1 NAME>>   <= '0', '1' after 20 ns;
  <<INPUT #2 NAME>>   <= '0', '1' after 10ns;
  <<INPUT #3 NAME>>   <= '0', '1' after 5 ns;
  <<INPUT #4 NAME>>   <= '0', '1' after 20 ns, '0' after 30 ns;
  <<INPUT #5 NAME>>   <= '0', '1' after 10 ns, '0' after 20 ns;
  <<INPUT #6 NAME>>   <= '0', '1' after 15 ns, '1' after 25 ns;

  m: mux port map ((<<INSERT IN/OUT PORT NAMES>>));

end bench;
```



Lets crete a test-bench with a template

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```

Step #6 - Add the circuit inputs here

```
entity testMUX is
end;

architecture bench of testMUX is
    component mux
        port(a,b,c,d,s0,s1: in bit;
            z : out bit);
    end component;

    signal a,b,c,d,s0,s1,z : bit;

begin
    <<INPUT #1 NAME>> <= '0', '1' after 20 ns;
    <<INPUT #2 NAME>> <= '0', '1' after 10ns;
    <<INPUT #3 NAME>> <= '0', '1' after 5 ns;
    <<INPUT #4 NAME>> <= '0', '1' after 20 ns, '0' after 30 ns;
    <<INPUT #5 NAME>> <= '0', '1' after 10 ns, '0' after 20 ns;
    <<INPUT #6 NAME>> <= '0', '1' after 15 ns, '1' after 25 ns;

    m: mux port map (a,b,c,d,s0,s1,z);

end bench;
```

Lets crete a test-bench with a template

```
entity mux is
    port(a,b,c,d,s0,s1 : in bit;
          z : out bit);
end entity;

architecture myarch of mux is
begin
    z <=
        (a AND NOT(s0) AND NOT(s1))
    OR
        (b AND s0 AND NOT(s1))
    OR
        (c AND NOT(s0) AND s1)
    OR
        (d AND s0 AND s1);
end architecture ;
```

Step #7 - Change the circuit stimulus here.

```
entity testMUX is
end;

architecture bench of testMUX is
    component mux
        port(a,b,c,d,s0,s1: in bit;
            z : out bit);
    end component;

    signal a,b,c,d,s0,s1,z : bit;


begin
    s0 <= '0', '1' after 20 ns;
    s1 <= '0', '1' after 10ns;
    a  <= '0', '1' after 5 ns;
    b  <= '0', '1' after 20 ns, '0' after 30 ns;
    c  <= '0', '1' after 10 ns, '0' after 20 ns;
    d  <= '0', '1' after 15 ns, '1' after 25 ns;

    m: mux port map (a,b,c,d,s0,s1,z);

end bench;
```

Practice Exercises

Exercise #1 - Implement a full-adder and test it using a complete test-bench




Inputs			Outputs	
A	B	C_{in}	C_{out}	S
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1

- As a reminder, this is how a full adder looks like
- Use an internal signal at the end of each gate
- Make sure you declare these internal signals

```
ARCHITECTURE architecture_name OF entity_name IS
    [declarations]
BEGIN
    (code)
END architecture_name;
```

Exercise #2- Create a test-bench

- What does the code do?
- Create an a test bench that will replicate the following waveforms



```
library IEEE;
use IEEE.std_logic_1164.all;

entity ex3 is
    port (
        en,d3,d2,d1,d0,s1,s0: in STD_LOGIC;
        y: out STD_LOGIC
    );
end entity ex3;

architecture arch of ex3 is
begin
    y<='0' when (en='0') else
        d0 when (s1='0' and s0='0') else
        d1 when (s1='0' and s0='1') else
        d2 when (s1='1' and s0='0') else
        d3;
end architecture arch;
```

Exercise #3 - Write the main VHDL code from the test-bench + waveform

```
entity testmaincode is
end;

architecture bench of testmaincode is
  component maincircuit
    port(a,b: in bit;
         z : out bit);
  end component;

  signal a,b,z: bit;

begin
  a <= '0', '1' after 10ns, '0' after 20ns, '1' after 30ns, '0' after 40ns;
  b <= '0', '1' after 20ns;

  m: maincircuit port map (a,b,z);

end bench;
```

