#### Practice Exercises

Topic #04 - b) Types and arrays



#### Exercise #1 - Arithmetic

- Create a circuit in VHDL that has in 3 inputs (**a**, **b** and **op**) and a single output (**output**). You may add a **CLK** signal if you want.
- a, b and op are 2 bit-buses of type std\_logic\_vector
- output is of type integer
- If op has the value "10" then add a and b and send the results to output
- If **op** has the value "01" then subtract **a** from **b** and send the results to **output**
- For any other op value, output should be 0
- Test your work with a test-bench!



## Warnings on exercise #1


- While we have studied **processes**, you
  have seen them in homework assignments
  and its easier to get things done with them.
- Inside **processes** everything is done sequentially, that means your output will probably not be displayed exactly when your stimulus is triggered.
- Bottom line... you may want to add a clock to make things easier

```
entity exercise1 is
    port (a,b,op : in std_logic_vector(1 downto 0);
        clk : in bit;
        output : out integer
);
```

Name A	Value	S	1 · 20 · 25 n:
±ма	2		0 X1 X2
⊕ <b>т</b> Р	1		<u>0                                    </u>
ντ clk	1		
<b>.π</b> ορ	1		0 (2 (1
™ output	1		0 (2



```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std logic unsigned.all;
entity exercise1 is
    port (a,b,op : in std_logic_vector(1 downto 0);
           clk: in bit;
           output : out integer
    );
end entity;
architecture myarch of exercise1 is
    signal oo : std logic vector (1 downto 0):="00";
begin
    process (clk)
    begin
         if (op="10") then
             oo \leq a + b;
         elsif (op="01") then
             oo <= a - b;
         else
             oo <= "00";
         end if;
         output<=conv_integer(oo);</pre>
    end process;
end architecture;
```




CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering



```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- extra package included
USE ieee.std logic unsigned.all;
entity testexercisel is
end;
architecture bench of testexercisel is
  component exercise1
      port (a,b,op : in std_logic_vector(1 downto 0);
             clk: in bit;
             output : out integer
        );
  end component;
  signal a,b,op: std logic vector (1 downto 0);
  signal clk : bit;
  signal output : integer;
begin
 a <= "00", "01" after 10 ns , "10" after 20 ns;
    <= "00", "01" after 10 ns , "01" after 20 ns;
op <= "00", "10" after 10 ns , "01" after 20 ns;
clk <= '0' , '1' after 5 ns,'0' after 10 ns
        ,'1' after 15 ns,'0' after 20 ns,'1' after 25 ns;
```

m: exercise1 port map (a,b,op,clk,output);



Value	S	25 n
2		0 (1 (2
1		(0 <u>X</u> 1
1		
1		0 (2 (1
1		(0 <u>)</u> (2

end bench; CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering



## Exercise #2 - Why legal?

- Look at the following assignments.
- Why are they legal?

```
x(0) \le y(1)(2);
                                            TYPE row IS ARRAY (7 DOWNTO 0) OF STD LOGIC;
                                                                                                   -- 1D array
x(1) \le v(2)(3);
                                            TYPE arrayl IS ARRAY (0 TO 3) OF row;
x(2) \le w(2,1);
                                                                                                   -- 1Dx1D array
y(1)(1) \le x(6);
                                            TYPE array2 IS ARRAY (0 TO 3) OF STD_LOGIC_VECTOR(7 DOWNTO 0);
y(2)(0) \le v(0)(0);
                                                                                                   -- 1Dx1D
                           where,
y(0)(0) \le w(3,3);
                                            TYPE array3 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD LOGIC;
w(1,1) \le x(7);
                                                                                                   -- 2D array
w(3,0) \le v(0)(3);
                                             SIGNAL x: row;
y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0);
                                            SIGNAL y: array1;
                                            SIGNAL v: array2;
v(1)(7 DOWNTO 3) \le v(2)(4 DOWNTO 0);
                                             SIGNAL w: array3;
y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0);
v(1)(7 DOWNTO 3) \le v(2)(4 DOWNTO 0);
```

```
----- Legal scalar assignments: -----
-- The scalar (single bit) assignments below are all legal,
-- because the "base" (scalar) type is STD LOGIC for all signals
-- (x,y,v,w).
x(0) <= y(1)(2); -- notice two pairs of parenthesis</pre>
                     -- (y is 1Dx1D)
x(1) \le v(2)(3); -- two pairs of parenthesis (v is 1Dx1D)
x(2) \le w(2,1); -- a single pair of parenthesis (w is 2D)
y(1)(1) \le x(6);
y(2)(0) \le v(0)(0);
y(0)(0) \le w(3,3);
w(1,1) \le x(7);
w(3,0) \le v(0)(3);
----- Vector assignments: -----
                         -- legal (same data types: ROW)
x \leq y(0);
x \le v(1);
                        -- illegal (type mismatch: ROW x
                         -- STD LOGIC VECTOR)
                        -- illegal (w must have 2D index)
x \le w(2);
x <= w(2, 2 DOWNTO 0); -- illegal (type mismatch: ROW x
                         -- STD LOGIC)
v(0) <= w(2, 2 DOWNTO 0); -- illegal (mismatch: STD LOGIC VECTOR
                         -- x STD LOGIC)
v(0) \le w(2);
                  -- illegal (w must have 2D index)
y(1) \le v(3);
                        -- illegal (type mismatch: ROW x
                         -- STD LOGIC VECTOR)
y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0); -- legal (same type,
                                     -- same size)
v(1)(7 DOWNTO 3) \le v(2)(4 DOWNTO 0); -- legal (same type,
                                     -- same size)
w(1, 5 DOWNTO 1) \le v(2)(4 DOWNTO 0); -- illegal (type mismatch)
```

## Exercise #3 - Why illegal?

- Look at the following assignments.
- Why are they illegal?

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD LOGIC;
                                                                                                  -- 1D array
x \le v(1);
                                            TYPE arrayl IS ARRAY (0 TO 3) OF row;
                                                                                                  -- 1Dx1D array
x \le w(2);
                                            TYPE array2 IS ARRAY (0 TO 3) OF STD LOGIC VECTOR(7 DOWNTO 0);
x \le w(2, 2 DOWNTO 0);
                                                                                                   -- 1Dx1D
                            where,
                                            TYPE array3 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD LOGIC;
v(0) \le w(2, 2 DOWNTO 0);
                                                                                                  -- 2D array
                                            SIGNAL x: row;
v(0) \le w(2);
                                            SIGNAL y: array1;
y(1) \le v(3);
                                            SIGNAL v: array2;
w(1, 5 DOWNTO 1) \le v(2)(4 DOWNTO 0);
                                            SIGNAL w: array3;
```

```
----- Legal scalar assignments: -----
-- The scalar (single bit) assignments below are all legal,
-- because the "base" (scalar) type is STD LOGIC for all signals
-- (x,y,v,w).
x(0) <= y(1)(2); -- notice two pairs of parenthesis</pre>
                     -- (y is 1Dx1D)
x(1) \le v(2)(3); -- two pairs of parenthesis (v is 1Dx1D)
x(2) \le w(2,1); -- a single pair of parenthesis (w is 2D)
y(1)(1) \le x(6);
y(2)(0) \le v(0)(0);
y(0)(0) \le w(3,3);
w(1,1) \le x(7);
w(3,0) \le v(0)(3);
----- Vector assignments: -----
                         -- legal (same data types: ROW)
x \leq y(0);
x \le v(1);
                        -- illegal (type mismatch: ROW x
                         -- STD LOGIC VECTOR)
                        -- illegal (w must have 2D index)
x \le w(2);
x <= w(2, 2 DOWNTO 0); -- illegal (type mismatch: ROW x
                         -- STD LOGIC)
v(0) <= w(2, 2 DOWNTO 0); -- illegal (mismatch: STD LOGIC VECTOR
                         -- x STD LOGIC)
v(0) \le w(2);
                  -- illegal (w must have 2D index)
y(1) \le v(3);
                        -- illegal (type mismatch: ROW x
                         -- STD LOGIC VECTOR)
y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0); -- legal (same type,
                                     -- same size)
v(1)(7 DOWNTO 3) \le v(2)(4 DOWNTO 0); -- legal (same type,
                                     -- same size)
w(1, 5 DOWNTO 1) \le v(2)(4 DOWNTO 0); -- illegal (type mismatch)
```

## Exercise #4 - Parity encoder

- A parity bit is a bit that is added to ensure that the number of bits with the value "one" in a set of bits is even or odd
- Parity bits are used as the simplest form of error detecting code
- If the number of "ones" is even the parity bit will be 0
- I challenge you to write a program that will find the parity bit for a 4-bit bus of type std\_logic\_vector
- Use the following entity:

```
entity parity_encoder is
    port (input_bus : in std_logic_vector(3 downto 0);
    output_bus : out std_logic_vector(4 downto 0)
    );
end entity;
```





# Solution #4 - Parity encoder

See HW #5 solutions



```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- extra package included
USE ieee.std logic unsigned.all;
entity test parity encoder is
end;
architecture bench of test parity encoder is
  component parity encoder
    port (input bus : in std logic vector(3 downto 0);
    output bus : out std logic vector(4 downto 0)
    );
  end component;
  signal input bus : std logic vector(3 downto 0);
  signal output bus : std logic vector(4 downto 0);
begin
                                                 Name △
 input_bus <= "0000", -- even
                                                 "0001" after 10 ns, -- odd
                                                 ■ " output_bus
                                                             17
 "0010" after 20 ns, -- odd
                                                   nr output_bus(4)
 "0011" after 30 ns, -- even
                                                   output bus(3).
 "0100" after 40 ns, -- odd
                                                   output_bus(2)
 "0101" after 50 ns, -- even
                                                   output_bus(1)
 "0110" after 60 ns, -- even
                                                   output_bus(0)
 "0111" after 70 ns; -- odd
    m: parity encoder port map (input bus, output bus);
end bench;
CPE 462 - VHDL: Simulation and Synthesis - Fall 'II
```






Nuno Alves (nalves@wne.edu), College of Engineering



## Exercise #5 - Parity decoder

- Create another VHDL program that will tell if the parity of a 4bit bus is correct or not.
- Use the test-bench on the course website and the following entity:

So you can check your answer, here is the output after 80ns





## Solution #5 - Parity decoder

See HW #5 solutions



```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- extra package included
USE ieee.std logic unsigned.all;
entity test_parity_decoder is
end;
architecture bench of test_parity_decoder is
  component parity_decoder
    port (input bus : in std logic vector(4 downto 0);
           parity outcome : out std logic
     );
  end component;
  signal input bus : std logic vector(4 downto 0);
  signal parity outcome : std logic;
begin
 input bus <= "00000", -- even (correct parity)
 "00001" after 10 ns, -- odd (incorrect parity)
 "10010" after 20 ns, -- odd (correct parity)
 "00011" after 30 ns, -- even (correct parity)
 "10100" after 40 ns, -- odd (correct parity)
 "00101" after 50 ns, -- even (correct parity)
 "10110" after 60 ns, -- even (incorrect parity)
 "00111" after 70 ns; -- odd (incorrect parity)
                                                 Name A
    m: parity decoder port map (input bus,
                                                 🗷 🏴 input_bus
parity_outcome);
end bench;
CPE 462 - VHDL: Simulation and Synthesis - Fall 'II
Nuno Alves (nalves@wne.edu), College of Engineering
```

