CPE 462 VHDL: Simulation and Synthesis

Topic #05 - a) WHEN statements




Concurrent code

- We finished the basic foundations of VHDL, now we focus on the design (code) itself.
- VHDL code can be concurrent (parallel) or sequential. First we will discuss concurrent code.
- Concurrent code can be constructed with:
 - WHEN and GENERATE statements
 - Operators (AND, NOT, +, *, sll, etc.)
 - BLOCK




Concurrent versus sequential logic

- Combinational logic is that in which the output of the circuit depends solely on the current inputs.
- The system requires no memory and can be implemented using conventional logic gates.




- Sequential logic is defined as that in which the output does depend on previous inputs.
- Storage elements are required, which are connected to the combinational logic block through a feedback loop.



Common mistake

- Not every circuit that has storage elements (flip-flops) is sequential.
- For example a in a RAM cell the storage elements appear in a forward path rather than in a feedback loop.
- The memory-read operation depends only on the address vector presently applied to the RAM input, with the retrieved value having nothing to do with previous memory accesses.



Concurrent versus sequential code

- VHDL code is inherently concurrent (parallel).
- Only statements placed inside a PROCESS, FUNCTION, or PROCEDURE are sequential.
- Within these blocks the execution is sequential, however the block, is concurrent with any other (external) statements.
- Concurrent code is also called <u>dataflow</u> code.

```
entity main block is
  port (clk, a, b : in bit);
end main block;
architecture myarch of main block is
signal x,y,z : bit;
begin
  x \le a AND b;
  y \le a XOR b;
  process (clk)
     begin
       y <= a OR b;
     end process
end architecture;
```

CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering

Example

• Consider a code with three concurrent statements (stat I, stat 2, stat 3).

```
stat1 stat3 stat1

stat2 \equiv stat2 \equiv stat3 \equiv etc.

stat3 stat1 stat2
```

- Any of the these alternatives will render the same physical circuit
- Since the order does not matter, purely concurrent code can not be used to implement synchronous circuits (only exception is a GUARDED BLOCK).
- In general we can only build combinational logic circuits with concurrent code. To obtain sequential logic circuits, sequential code must be used.



Concurrent code outline

In summary, in concurrent code the following can be used:


- Operators
- The WHEN statement (WHEN/ELSE or WITH/SELECT/WHEN)
- The GENERATE statement
- The BLOCK statement

Important: We haven't studied these, but WHEN and GENERATE can only be used outside PROCESSES, FUNCTIONS, or PROCEDURES.



Concurrent code with operators

- We've seen this before.
- It's a 4-input, one bit per input multiplexer done using only operators.
- The output must be equal to the input selected by the selection bits, s I-s0.
- Not a very user friendly implementation!



CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering

```
4-to-I MUX

a
b
MUX
c
d
s1 s0
```



WHEN (simple)

WHEN is one of the fundamental concurrent statements.

It appears in two forms: simple and selected

Let's start with the syntax for simple WHEN:

```
assignment WHEN condition ELSE
assignment WHEN condition ELSE
...;
```

this is obvious not the complete VHDL code (ie : entity and architecture are missing)



Three forms of WHEN value

Another important aspect related to the WHEN statement is that the "WHEN value" shown in the syntax above can indeed take up three forms:

```
WHEN value -- single value


WHEN value1 to value2 -- range, for enumerated data types

-- only

WHEN value1 | value2 | ... -- value1 or value2 or ...
```

4-to-I MUX using WHEN (simple)

- Much simpler than the previous implementation with logic operators.
- The output will be identical



WHEN (selected)

WHEN with the selected form is very similar to the simple WHEN.

Here is its syntax:

```
WITH identifier SELECT
assignment WHEN value,
assignment WHEN value,
...;
```

UNAFFECTED is a very useful keyword

```
---- With WITH/SELECT/WHEN -----
WITH control SELECT

output <= "000" WHEN reset,

"111" WHEN set,

UNAFFECTED WHEN OTHERS;
```

4-to-I MUX using WHEN (selected)

 The form for simple or selected WHEN, are very similar and will yield the same outcome.

WHEN (simple)

WHEN (selected)

```
2 LIBRARY ieee;
2 LIBRARY ieee;
                                               3 USE ieee.std_logic_1164.all;
  USE ieee.std logic 1164.all;
                                               5 ENTITY mux IS
  ENTITY mux IS
                                                    PORT ( a, b, c, d: IN STD LOGIC;
     PORT ( a, b, c, d: IN STD LOGIC;
                                                          sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
          sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0); 8
                                                          y: OUT STD_LOGIC);
  y: OUT STD_LOGIC);
  END mux;
                                               11 ARCHITECTURE mux2 OF mux IS
11 ARCHITECTURE mux1 OF mux IS
                                               12 BEGIN
12 BEGIN
                                               13
                                                     WITH sel SELECT
     y <= a WHEN sel="00" ELSE
                                               14 y <= a WHEN "00", -- notice "," instead of ";"
14 b WHEN sel="01" ELSE
                                               15
                                                         b WHEN "01",
       c WHEN sel="10" ELSE
                                                           c WHEN "10",
16
   d;
                                                           d WHEN OTHERS; -- cannot be "d WHEN "11" "
17 END mux1;
                                               18 END mux2;
```

Replacing sel (input) with INTEGER


WHEN (simple)

WHEN (selected)


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
 ENTITY mux IS
   PORT ( a, b, c, d: IN STD_LOGIC;
           sel: IN INTEGER RANGE 0 TO 3;
          y: OUT STD LOGIC);
 END mux;
-- Solution 2: with WITH/SELECT/WHEN -----
ARCHITECTURE mux2 OF mux IS
BEGIN
   WITH sel SELECT
      y \le a WHEN 0,
            b WHEN 1,
            c WHEN 2,
           d WHEN 3; -- here, 3 or OTHERS are equivalent,
END mux2;
                        -- for all options are tested anyway
```

Another example: tri-state buffer

- This is another example that illustrates the use of WHEN.
- The 3-state buffer must provide output = input when ena (enable) is low, or output = "ZZZZZZZZZZ" (high impedance) otherwise.




Another example : decoder with with simple WHEN



- We assume that n is a power of two, so m=log2(n)
- For simplicity, lets assign n=3
- One and only one input bit is expected to be high at a time, whose address must be encoded at the output

```
---- Solution 1: with WHEN/ELSE -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY encoder IS
      PORT ( x: IN STD LOGIC VECTOR (7 DOWNTO 0);
             y: OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
   END encoder;
10 ARCHITECTURE encoder1 OF encoder IS
11 BEGIN
12
             "000" WHEN x="00000001" ELSE
13
             "001" WHEN x="00000010" ELSE
             "010" WHEN x="00000100" ELSE
             "011" WHEN x="00001000" ELSE
             "100" WHEN x="00010000" ELSE
17
             "101" WHEN x="00100000" ELSE
18
             "110" WHEN x="01000000" ELSE
19
             "111" WHEN x="10000000" ELSE
20
             "ZZZ";
21 END encoder1;
```

Another example : decoder with selected WHEN



- We assume that n is a power of two, so m=log2(n)
- For simplicity, lets assign n=3
- One and only one input bit is expected to be high at a time, whose address must be encoded at the output

```
--- Solution 2: with WITH/SELECT/WHEN
   LIBRARY ieee;
   USE ieee.std_logic_1164.all;
  ENTITY encoder IS
      PORT ( x: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
             y: OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
   END encoder;
  ARCHITECTURE encoder2 OF encoder IS
11 BEGIN
12
      WITH x SELECT
                "000" WHEN "00000001",
                "001" WHEN "00000010",
14
15
                "010" WHEN "00000100",
                "011" WHEN "00001000",
                "100" WHEN "00010000",
17
                "101" WHEN "00100000",
18
                "110" WHEN "01000000",
19
                "111" WHEN "10000000",
20
                "ZZZ" WHEN OTHERS;
21
22 END encoder2;
```