

CPE 462

VHDL: Simulation and Synthesis

Topic #06 - c) Wait, Case, Loop

Wait operation

- The operation of WAIT is sometimes similar to that of IF.
- PROCESS cannot have a sensitivity list when WAIT is employed.
- Two synthesizable forms: **WAIT ON** and **WAIT UNTIL**

```
WAIT UNTIL signal_condition;
```

```
WAIT ON signal1 [, signal2, ... ];
```

WAIT UNTIL

- The WAIT UNTIL statement accepts only one signal
- Since the PROCESS has no sensitivity list in this case, WAIT UNTIL must be the first statement in the PROCESS.
- The PROCESS will be executed every time the condition is met.
- Example of a 8-bit register with synchronous reset.

```
entity waituntil is
    port (clk,rst : in bit;
          input : in bit_vector(7 downto 0);
          output : out bit_vector(7 downto 0)
    );
end entity;

architecture myarch of waituntil is
begin
    process                -- no sensitivity list
    begin
        wait until (clk'event and clk='1');
        if (rst='1') then
            output <= "00000000";
        elsif (clk'event and clk='1') then
            output <= input;
        end if;
    end process;
end architecture;
```


WAIT ON

- WAIT ON, on the other hand, accepts multiple signals.
- The PROCESS is put on hold until any of the signals listed changes.
- In the example, the PROCESS will continue execution whenever a change in rst or clk occurs.
- Example of a 8-bit register with synchronous reset.

```
entity waiton is
    port (clk,rst : in bit;
          input : in bit_vector(7 downto 0);
          output : out bit_vector(7 downto 0)
    );
end entity;

architecture myarch of waiton is
begin
    process                -- no sensitivity list
    begin
        wait on clk, rst;
        if (rst='1') then
            output <= "00000000";
        elsif (clk'event and clk='1') then
            output <= input;
        end if;
    end process;
```

DFF with Asynchronous Reset



- This code shows the behavior of a standard DFF.
- The output q becomes d whenever clock is high.

```
entity dff is
    port (d, clk, rst: in bit;
          q : out bit);
end entity;
```

```
architecture dff of dff is
begin
    process
    begin
        wait on rst, clk;
        if (rst='1') then
            q<='0';
        elsif (clk'event and clk='1') then
            q<=d;
        end if;
    end process;
end dff;
```

CASE

- CASE is another statement intended exclusively for sequential code (along with IF, LOOP, and WAIT).
- Very similar to concurrent WHEN statements
- Its syntax is shown below:

```
CASE identifier IS  
    WHEN value => assignments;  
    WHEN value => assignments;  
    ...  
END CASE;
```

CASE example

- The CASE statement (sequential) is very similar to WHEN (combinational).
- Here too all permutations must be tested, so the keyword OTHERS is often helpful.
- Another important keyword is NULL (the counterpart of UNAFFECTED), which should be used when no action is to take place. For example, WHEN OTHERS => NULL

```
library ieee; use ieee.std_logic_1164.all;

entity casestatement is
    port (a,b,c : in std_logic_vector (3 downto 0);
          control : in std_logic_vector(1 downto 0);
          x,y : out std_logic_vector(3 downto 0));
end entity;

architecture myarch of casestatement is
begin
    process (control)
    begin
        case control IS
            when "00" => x<=a; y<=b;
            when "01" => x<=b; y<=c;
            when others => x<="0000"; y<="ZZZZ";
        end case;
    end process;
end architecture;
```

CASE example

- The `=>` symbol looks strange but it is part of the when line.

```
library ieee; use ieee.std_logic_1164.all;

entity casestatement is
    port (a,b,c : in std_logic_vector (3 downto 0);
          control : in std_logic_vector(1 downto 0);
          x,y : out std_logic_vector(3 downto 0));
end entity;

architecture myarch of casestatement is
begin
    process (control)
    begin
        case control IS
            when "00" => x<=a; y<=b;
            when "01" => x<=b; y<=c;
            when others => x<="0000"; y<="ZZZZ";
        end case;
    end process;
end architecture;
```


A different form for CASE


- ‘WHEN value’ can take up three forms:


WHEN value	-- single value
WHEN value1 to value2	-- range, for enumerated data types
	-- only
WHEN value1 value2 ...	-- value1 or value2 or ...

```
-----
6  -----
7  ENTITY dff IS
8      PORT (d, clk, rst: IN BIT;
9              q: OUT BIT);
10 END dff;
11 -----
12 ARCHITECTURE dff3 OF dff IS
13 BEGIN
14     PROCESS (clk, rst)
15     BEGIN
16         CASE rst IS
17             WHEN '1' => q<='0';
18             WHEN '0' =>
19                 IF (clk'EVENT AND clk='1') THEN
20                     q <= d;
21                 END IF;
22             WHEN OTHERS => NULL;    -- Unnecessary, rst is of type
23                                     -- BIT
24         END CASE;
25     END PROCESS;
26 END dff3;
27 -----
```

Two-digit Counter with SSD Output

- We want a progressive 2-digit decimal counter (0 to 99 to 0), with external asynchronous reset plus binary-coded decimal (BCD) to seven-segment display (SSD) conversion.





```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY counter IS
6      PORT (clk, reset : IN STD_LOGIC;
7            digit1, digit2 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0));
8  END counter;
9  -----
10 ARCHITECTURE counter OF counter IS
11 BEGIN
12     PROCESS(clk, reset)
13         VARIABLE temp1: INTEGER RANGE 0 TO 10;
14         VARIABLE temp2: INTEGER RANGE 0 TO 10;
15     BEGIN
16         ---- counter: -----
17         IF (reset='1') THEN
18             temp1 := 0;
19             temp2 := 0;
20         ELSIF (clk'EVENT AND clk='1') THEN
21             temp1 := temp1 + 1;
22             IF (temp1=10) THEN
23                 temp1 := 0;
24                 temp2 := temp2 + 1;
25                 IF (temp2=10) THEN
26                     temp2 := 0;

```

redundant
code?




```

27         END IF;
28     END IF;
29 END IF;
30 ---- BCD to SSD conversion: -----
31 CASE temp1 IS
32     WHEN 0 => digit1 <= "1111110";    --7E
33     WHEN 1 => digit1 <= "0110000";    --30
34     WHEN 2 => digit1 <= "1101101";    --6D
35     WHEN 3 => digit1 <= "1111001";    --79
36     WHEN 4 => digit1 <= "0110011";    --33
37     WHEN 5 => digit1 <= "1011011";    --5B
38     WHEN 6 => digit1 <= "1011111";    --5F
39     WHEN 7 => digit1 <= "1110000";    --70
40     WHEN 8 => digit1 <= "1111111";    --7F
41     WHEN 9 => digit1 <= "1111011";    --7B
42     WHEN OTHERS => NULL;
43 END CASE;
44 CASE temp2 IS
45     WHEN 0 => digit2 <= "1111110";    --7E
46     WHEN 1 => digit2 <= "0110000";    --30
47     WHEN 2 => digit2 <= "1101101";    --6D
48     WHEN 3 => digit2 <= "1111001";    --79
49     WHEN 4 => digit2 <= "0110011";    --33
50     WHEN 5 => digit2 <= "1011011";    --5B
51     WHEN 6 => digit2 <= "1011111";    --5F
52     WHEN 7 => digit2 <= "1110000";    --70
53     WHEN 8 => digit2 <= "1111111";    --7F
54     WHEN 9 => digit2 <= "1111011";    --7B
55     WHEN OTHERS => NULL;
56 END CASE;
57 END PROCESS;
58 END counter;

```

SSD Simulation

- Using CASE statements made it extremely easy to convert a binary signal into a seven segment display digit.



Loop

- LOOP is useful when a piece of code must be instantiated several times. LOOP is exclusively for sequential code.
- Both limits of the loop range must be static!

FOR / LOOP: The loop is repeated a fixed number of times.

```
[label:] FOR identifier IN range LOOP  
  (sequential statements)  
END LOOP [label];
```

WHILE / LOOP: The loop is repeated until a condition no longer holds.

```
[label:] WHILE condition LOOP  
  (sequential statements)  
END LOOP [label];
```

EXIT: Used for ending the loop.

```
[label:] EXIT [label] [WHEN condition];
```


NEXT: Used for skipping loop steps.

```
[label:] NEXT [loop_label] [WHEN condition];
```


Loop example

```
entity loopexample is
    port (y: in bit_vector (5 downto 0);
          clk : in bit;
          x : out bit_vector(5 downto 0));
end entity;

architecture myarch of loopexample is
begin
    process (clk)
    begin
        for i in 0 to 5 loop x(i) <= y(y'high-i); end loop;
    end process;
end architecture;
```



LOOP snippets

Example of WHILE / LOOP: In this example, LOOP will keep repeating while $i < 10$.

```
WHILE (i < 10) LOOP
    WAIT UNTIL clk'EVENT AND clk='1';
    (other statements)
END LOOP;
```

Example with EXIT: In the code below, EXIT implies not an escape from the current iteration of the loop, but rather a definite exit (that is, even if i is still within the data range, the LOOP statement will be considered as concluded). In this case, the loop will end as soon as a value different from '0' is found in the data vector.

```
FOR i IN data'RANGE LOOP
    CASE data(i) IS
        WHEN '0' => count:=count+1;
        WHEN OTHERS => EXIT;
    END CASE;
END LOOP;
```

More LOOP snippets

Example with NEXT: In the example below, NEXT causes LOOP to skip one iteration when $i = \text{skip}$.

```
FOR i IN 0 TO 15 LOOP
    NEXT WHEN i=skip;    -- jumps to next iteration
    (...)
END LOOP;
```