CPE 462 VHDL: Simulation and Synthesis

Topic #07 - c) Finite State Machines in Spartan-3E




Roadmap for next classes

- This week: FSM exercise (Today), Packages (W) and Components (F)
 - HW: Hardware FSM (wednesday)
- Next week (Dec. 5, 7 and 9): Function and Procedures
 - HW: Package and Components (monday), Functions (friday)
- Final week (Dec. 12 and 14): Interesting VHDL System Designs (E.g. Random Numbers and Neural Networks)
 - HW: Procedures (monday)
 - Project Exam: Will be given out on Dec. 12 and its due on Dec. 16 at 11:59pm.



Our exercise



- Implement in our FPGA boards a timer capable of running from 0min:00sec to 9min:59sec.
- The circuit must have only two switches, one which must perform the start/stop and the other which performs the circuit reset.
- The outputs must be seven segment display (SSD) coded.
- The input CLK is the reliable 50MHz clock signal.
- It is a requirement for this assignment to use a FSM to address the SSD time division multiplexing issues of our FPGA board.



7-Segment Displays (SSD)




Table 3-1: FPGA Connections to Seven-Segment Display (Active Low)

Segment	FPGA Pin		
Α	E14		
В	G13		
С	N15		
D	P15		
E	R16		
F	F13		
G	N16		
DP	P16		


Table 3-2: Digit Enable (Anode Control) Signals (Active Low)

Anode Control	AN3	AN2	AN1	AN0
FPGA Pin	E13	F14	G14	D14

Using the Spartan3 seven segment display

The seven segment display are time-multiplexed.

This means, with the same pins, we can address each of the four seven-segment displays.






Using SSD


If I want to write 2322 to all four SSD elements I must.

- a) Set the AN(3 downto 0) to 0111, which will select the first element
- b) Write to the SSD the following bits LED(7 downto 0) 00100101
- c) Wait a little bit, and execute steps a) & b) with different values, in order to address different elements and write different numbers!




Using the SSD with a FSM

 Approach is very similar to our BCD counter example we discussed on previous class.



State name: three Circuit output: 0011



- At every rising-edge clock cycle it will change its state.
- When each state changes, the circuit will return a new output value.
- When rst is pressed, the present state will now be state zero.




```
four
   LIBRARY ieee;
                                                                               zero
   USE ieee.std logic 1164.all;
                                                                                                                      (0101)
                                                                                     nine
   ENTITY counter IS
                                                                                     (1001)
                                                                                             eight
(1000)
      PORT ( clk, rst: IN STD LOGIC;
              count: OUT STD LOGIC VECTOR (3 DOWNTO 0));
                                                                     34
                                                                                  WHEN two =>
  END counter;
                                                                     35
                                                                                     count <= "0010";
                                                                     36
                                                                                     nx state <= three;</pre>
10 ARCHITECTURE state_machine OF counter IS
      TYPE state IS (zero, one, two, three, four,
                                                                     37
                                                                                  WHEN three =>
11
                                                                     38
                                                                                     count <= "0011";
12
         five, six, seven, eight, nine);
                                                                     39
                                                                                     nx state <= four;</pre>
      SIGNAL pr_state, nx_state: state;
13
                                                                                  WHEN four =>
                                                                     40
14 BEGIN
                                                                     41
                                                                                     count <= "0100";
15
      ----- Lower section: ------
                                                                     42
                                                                                     nx state <= five;</pre>
16
      PROCESS (rst, clk)
                                                                     43
                                                                                  WHEN five =>
17
      BEGIN
18
                                                                     44
                                                                                     count <= "0101";
         IF (rst='1') THEN
                                                                     45
                                                                                     nx state <= six;</pre>
19
            pr state <= zero;
                                                                     46
                                                                                  WHEN six =>
20
         ELSIF (clk'EVENT AND clk='1') THEN
                                                                     47
21
                                                                                     count <= "0110";
            pr state <= nx state;</pre>
                                                                     48
                                                                                     nx state <= seven;</pre>
22
         END IF;
                                                                     49
                                                                                  WHEN seven =>
23
      END PROCESS;
                                                                     50
                                                                                     count <= "0111";
24
      ----- Upper section: -----
25
                                                                     51
                                                                                     nx state <= eight;</pre>
      PROCESS (pr state)
                                                                     52
                                                                                  WHEN eight =>
26
      BEGIN
                                                                     53
                                                                                     count <= "1000";
27
         CASE pr_state IS
                                                                                     nx_state <= nine;</pre>
                                                                     54
28
             WHEN zero =>
                                                                     55
                                                                                  WHEN nine =>
29
                count <= "0000";
                                                                     56
                                                                                     count <= "1001";
30
                nx state <= one;</pre>
                                                                     57
                                                                                     nx state <= zero;</pre>
31
            WHEN one =>
                                                                     58
                                                                               END CASE;
32
                count <= "0001";
                                                                     59
                                                                           END PROCESS;
33
                nx state <= two;
                                                                     60 END state machine;
```

CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering



SSD with FSM



CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering

WESTERN NEW ENGLAND

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY counter IS
     PORT ( clk, rst: IN STD LOGIC;
           count: OUT STD LOGIC VECTOR (3 DOWNTO 0));
  END counter;
10 ARCHITECTURE state machine OF counter IS
     TYPE state IS (zero, one, two, three, four,
11
12
       five, six, seven, eight, nine);
     SIGNAL pr state, nx state: state;
13
14 BEGIN
15
        ----- Lower section: -----
                               Use your own clock,
16
     PROCESS (rst, clk)
17
     BEGIN
                                  which is defined
18
        IF (rst='1') THEN
                              elsewhere. You must
19
           pr state <= zero;
       pr_state <= nx_state; find a good SSD
20
21
22
                               clock frequency.
        END IF;
23
     END PROCESS;
     ----- Upper section: -----
25
     PROCESS (pr state)
                               Instead of just count,
26
     BEGIN
                              you need two outputs
        CASE pr state IS
27
          WHEN zero =>
28
                              LED[7:0] and AN[3:0].
            count <= "0000";
             nx state <= one;
31
          WHEN one =>
32
             count <= "0001";
33
             nx state <= two;
```

Here are some counter modifications you must to in order to get your SSD FSM to work.

```
Make sure
34
            WHEN two =>
                                          transition is
               count <= "0010";
35
36
               nx state <= three;</pre>
                                             correct
            WHEN three =>
37
38
              count <= "0011":
                                            (zero and
39
               nx state <= four;
                                            not four).
            WHEN four =>
40
41
               count <= "0100";
42
               nx state <= five;</pre>
43
            WHEN five =>
44
               count <= "0101";
               nx state <= six;
45
46
            WHEN six =>
47
               count <= "0110";
48
               nx state <= seven;
                                           You do not
49
            WHEN seven =>
                                             need all
               count <= "0111";
50
51
               nx state <= eight;
                                              these
52
            WHEN eight =>
                                          states... only
53
               count <= "1000";
               nx state <= nine;
54
                                               four!
55
            WHEN nine =>
56
               count <= "1001";
57
               nx state <= zero;</pre>
58
         END CASE:
      END PROCESS;
60 END state machine;
```

CPE 462 - VHDL: Simulation and Synthesis - Fall 'I I Nuno Alves (nalves@wne.edu), College of Engineering

My suggestion

- I) Have two different slower clocks: One that counts the time, and another that cycles between each each of the four SSD.
- 2) Simulate this behavior in activeHDL with a clock of 2Hz (similar to what we've done on the exam) and test the circuit behavior.
- 3) Once you are confident your FSM works go into hardware and change the appropriate timer settings.
- 4) Before you try the timer exercise in hardware, you may want to display a simple counter using the SSD.

