

CPE 462


VHDL: Simulation and Synthesis

Topic #08 - a) Components

COMPONENT

- A COMPONENT is simply a piece of conventional code
- Conventional code = LIBRARY declarations + ENTITY + ARCHITECTURE
- However, by declaring such code as being a COMPONENT, it can then be used within another circuit, thus allowing the construction of hierarchical designs.
- A COMPONENT is also another way of partitioning a code and providing code sharing and code reuse.
- For example, commonly used circuits (FF, multipliers, adders,...) can be placed in a LIBRARY, so any project can make use of them without having to explicitly rewrite such codes.

Motivational example




sel	Operation	Function	Unit
0000	$y \leq a$	Transfer a	Arithmetic
0001	$y \leq a+1$	Increment a	
0010	$y \leq a-1$	Decrement a	
0011	$y \leq b$	Transfer b	
0100	$y \leq b+1$	Increment b	
0101	$y \leq b-1$	Decrement b	
0110	$y \leq a+b$	Add a and b	
0111	$y \leq a+b+cin$	Add a and b with carry	
1000	$y \leq \text{NOT } a$	Complement a	Logic
1001	$y \leq \text{NOT } b$	Complement b	
1010	$y \leq a \text{ AND } b$	AND	
1011	$y \leq a \text{ OR } b$	OR	
1100	$y \leq a \text{ NAND } b$	NAND	
1101	$y \leq a \text{ NOR } b$	NOR	
1110	$y \leq a \text{ XOR } b$	XOR	
1111	$y \leq a \text{ XNOR } b$	XNOR	

- Instead of writing the entire code in a single VHDL architecture, I divide my design into blocks.
- Each block is a component and we can re-use components!
- Becomes much easier to collaborate in teams, if design is modular.

Let's build a modular design from scratch

AOI Gate




$$F = \overline{(A \wedge B) \vee (C \wedge D)}$$

2-2 AOI				
INPUT		OUTPUT		
A	B	C	D	F
0	X	X	0	1
X	0	X	0	1
0	X	0	X	1
X	0	0	X	1
1	1	X	X	0
X	X	1	1	0

- We want to describe an and-or-invert (AOI) gate in VHDL.
- If we consider the AOI gate as a single chip package, it will have four input pins and one output pin
- AOI gate is particularly popular because in CMOS technology it can be implemented as a single gate, whose size is less than if the AND, NOT, and OR functions were implemented separately.

AOI Gate



$$F = \overline{(A \wedge B)} \vee (C \wedge D)$$

2-2 AOI				
INPUT		OUTPUT		
A	B	C	D	F
0	X	X	0	1
X	0	X	0	1
0	X	0	X	1
X	0	0	X	1
1	1	X	X	0
X	X	1	1	0


```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AOI is
port (
    A, B, C, D: in STD_LOGIC;
    F : out STD_LOGIC
);
end entity;

architecture V1 of AOI is
begin
    F <= not ((A and B) or (C and D));
end architecture;
```


How to implement a bigger design?

- Now I want to use that AOI gate in my design.
- In particular, I want to implement the following circuit:




- Where the **INVERTER** and the **AOI** are two components inside another design.
- First I need to **instance** the components and **port map** them afterwards.

Instantiation



- I want to place two components inside another higher level design.
- AOI is a component.
- INVERTER is another component.
- Instantiating components, means we are inserting them into a bigger design.

Port Mapping



- Port Mapping means we are connecting the components to each other and to the input and output ports of the higher level design.

How to use components in VHDL

Step #1 - Create a separate VHDL file for each different component:

```
--inverter.vhd
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
```

```
entity INVERTER is
port (
  A : in STD_LOGIC;
  F : out STD_LOGIC
);
end entity;
```

```
architecture V1 of INVERTER is
begin
  F <= not (A);
end architecture;
```


```
--aoi.vhd
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
```

```
entity AOI is
port (
  A, B, C, D: in STD_LOGIC;
  F : out STD_LOGIC
);
end entity;
```


```
architecture V1 of AOI is
begin
  F <= not ((A and B) or (C and D));
end architecture;
```

Create two new files
in active HDL, and
add your code to it.



How to use components in VHDL

Step #2 - Create another VHDL file that uses the desired components.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is


component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;

component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

Create another file in active HDL with the topLevel circuit



Active-HDL 7.2 Student Edition (packages ,main) - C:\cpe462\packages\main\src\topLevel.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is


component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;

component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

# Compile Entity "AOI"
# Compile Architecture "V1" of Entity "AOI"
# File: C:\cpe462\packages\main\src\toplevel.vhd
# Compile Entity "topLevel"
# Compile Architecture "STRUCTURE" of Entity "topLevel"
# Compile success 0 Errors 0 Warnings Analysis time : 0.0 [s]
# Design: Design main already active.
```

Make the
topLevel.vhd file the
top level!



Active-HDL 7.2 Student Edition (packages ,main) - C:\cpe462\packages\main\src\topLevel.vhd

File Edit Search View Workspace Design Simulation Tools Window Help

Design Browser

aoi (v1)

Unsorted

Workspace 'packages': 1

main

- + Add New File
- + inverter.vhd
- + aoi.vhd
- + topLevel.vhd

EA b V Sour Add main

- Set as Top-Level
- Generate TestBench...
- Generate Block Description for Simulink...
- Add New Architecture...
- Edit Symbol
- Copy Declaration Ctrl+C
- Copy SystemC Class Declaration
- Copy VHDL Instantiation
- Copy Verilog Instantiation

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
port (SEL, A, B: in STD_LOGIC;
F : out STD_LOGIC);
end entity;

STRUCTURE of topLevel is

INVERTER
in STD_LOGIC;
D LOGIC);
nt;

DI
B, C, D: in STD_LOGIC;
ID LOGIC);
nt;

signal SELB: STD_LOGIC;

design flow inverter.vhd aoi.vhd topLevel.vhd



Compile Entity "AOI"
Compile Architecture "V1" of Entity "AOI"
File: C:\cpe462\packages\main\src\toplevel.vhd
Compile Entity "topLevel"
Compile Architecture "STRUCTURE" of Entity "topLevel"
Compile success 0 Errors 0 Warnings Analysis time : 0.0 [s]
Design: Design main already active.

Sets current selected unit as a Top-Level

Console

Ln 1, Col 1 INS


Simulation



- This is an unusual 2-1 MUX
- When $SEL=1$, F is $\text{NOT}(A)$
- When $SEL=0$, F is $\text{NOT}(B)$

Detailed look at topLevel.vhd

- In the architecture, before the begin I must specify the components I am going to use. This is the **component declaration**.



- The component section looks very similar to the appropriate entity section.

```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is
    component INVERTER
        port (A: in STD_LOGIC;
              F: out STD_LOGIC);
    end component;

    component AOI
        port (A, B, C, D: in STD_LOGIC;
              F : out STD_LOGIC);
    end component;

    signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

topLevel.vhd

Component declaration
must be identical to the
entity part of the
respective design!

```
--aoi.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AOI is
port (
  A, B, C, D: in STD_LOGIC;
  F : out STD_LOGIC
);
end entity;

architecture V1 of AOI is
begin
  F <= not ((A and B) or (C and D));
end architecture;
```

```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
  port (SEL, A, B: in STD_LOGIC;
        F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is


component INVERTER
  port (A: in STD_LOGIC;
        F: out STD_LOGIC);
end component;
  signal SELB: STD_LOGIC;

component AOI
  port (A, B, C, D: in STD_LOGIC;
        F : out STD_LOGIC);
end component;

begin
  G1: INVERTER port map (SEL, SELB);
  G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

topLevel.vhd

- There are two instances of **INVERTER** and **AOI** through the component instantiations at the bottom of the architecture (labelled G1 and G2).
- The instance labels (G1 and G2) identify two specific instances of the components, and are mandatory.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is

component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;


component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

Port Maps

- The ports in a component declaration must usually match the ports in the entity declaration one-for-one.
- The component declaration defines the names, order, mode and types of the ports to be used when the component is instanced in the architecture body.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is

component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;


component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

Port Maps

- Instancing a component implies making a local copy of the corresponding design entity
- A component is declared once within any architecture, but may be instanced any number of times.
- In this example, there is just one instance of the components **AOI** and **INVERTER**.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is

component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;


component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

Association

- Signals in an architecture are associated with ports on a component using a port map.
- A port map makes a connection between “pieces of wire” (signals) and pins on a component (ports).
- Signal SELB is associated with the F port of the INV instance and the C port of the AOI instance.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is

component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;

component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;




signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```


Printed Circuit Board (PCB) representation of components

Sockets and Chips


Sockets




Chips



Components declaration are the list of chips we will use in our PCB




- Instantiating components in VHDL enables us to create a design hierarchy
- It's just like plugging chips into a PCB.
- In our case, the **topLevel** is the PCB, the AOI gate and INVERTER gate are two chips.



--this is a component declaration
component AOI
port (A, B, C, D: in STD_LOGIC;
F : out STD_LOGIC);
end component;

Component instances are the sockets






```
--this is a component declaration  
component AOI
```

```
  port (A, B, C, D: in STD_LOGIC;  
        F : out STD_LOGIC);  
end component;
```

```
(...)
```

```
--this is a component instantiation  
G2: AOI port map (SEL, A, SELB, B, F);
```

- Instantiation is essentially a VHDL term for soldering a chip socket into a PCB.
- Instantiation also assumes that the socket contains the chip referenced by the same name as it is plugged into the PCB.



```
--topLevel.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity topLevel is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end entity;

architecture STRUCTURE of topLevel is

component INVERTER
    port (A: in STD_LOGIC;
          F: out STD_LOGIC);
end component;

component AOI
    port (A, B, C, D: in STD_LOGIC;
          F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
    G1: INVERTER port map (SEL, SELB);
    G2: AOI port map (SEL, A, SELB, B, F);
end architecture;
```

Summary of a component declaration

COMPONENT declaration:

```
COMPONENT component_name IS
  PORT (
    port_name : signal_mode signal_type;
    port_name : signal_mode signal_type;
    ...);
END COMPONENT;
```

```
--this is a component declaration
component AOI
  port (A, B, C, D: in STD_LOGIC;
        F : out STD_LOGIC);
end component;
```

The names of the ports must be specified, along with their modes (IN, OUT, BUFFER, or INOUT) and data types (STD_LOGIC_VECTOR, INTEGER, BOOLEAN, etc.)


Summary of a component instantiation

COMPONENT instantiation:

```
label: component_name PORT MAP (port_list);
```

```
--this is a component instantiation  
G2: AOI port map (SEL, A, SELB, B, F);
```

**A test-bench is just a PCB that
tests your component!**




```

entity mux is
  port(a,b,c,d,s0,s1 : in bit;
       z : out bit);
end entity;

architecture myarch of mux is
begin
  z <=
    (a AND NOT(s0) AND NOT(s1))
  OR
    (b AND s0 AND NOT(s1))
  OR
    (c AND NOT(s0) AND s1)
  OR
    (d AND s0 AND s1);
end architecture ;

```



```

entity test_mux4 is
end;

architecture bench of test_mux4 is
component mux
  port (a, b, c, d, s0, s1: in bit;
        z :out bit);
end component;

signal a, b, c, d, z, s0, s1: bit;

begin
  s0 <= '0', '1' after 20 ns;
  s1 <= '0', '1' after 10ns;
  a <= '0', '1' after 5 ns;
  b <= '0', '1' after 20 ns, '0' after 30 ns;
  c <= '0', '1' after 10 ns, '0' after 20 ns;
  d <= '0', '1' after 15 ns, '1' after 25 ns;


  m: mux port map (a, b, c, d, s0, s1, z);

end bench;

```

More complex example: ALU made of components

General Structure



sel	Operation	Function	Unit
0000	$y \leq a$	Transfer a Increment a Decrement a Transfer b Increment b Decrement b Add a and b Add a and b with carry	Arithmetic
0001	$y \leq a+1$		
0010	$y \leq a-1$		
0011	$y \leq b$		
0100	$y \leq b+1$		
0101	$y \leq b-1$		
0110	$y \leq a+b$		
0111	$y \leq a+b+cin$		
1000	$y \leq \text{NOT } a$	Complement a Complement b AND OR NAND NOR XOR XNOR	Logic
1001	$y \leq \text{NOT } b$		
1010	$y \leq a \text{ AND } b$		
1011	$y \leq a \text{ OR } b$		
1100	$y \leq a \text{ NAND } b$		
1101	$y \leq a \text{ NOR } b$		
1110	$y \leq a \text{ XOR } b$		
1111	$y \leq a \text{ XNOR } b$		


This design will have 4 different files: One for each component description (logic_unit, arithm_unit and MUX) and a single file for the top level.

arith_unit

```

1 ----- COMPONENT arith_unit: -----
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
4 USE ieee.std_logic_unsigned.all;
5 -----
6 ENTITY arith_unit IS
7     PORT ( a, b: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
8             sel: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
9             cin: IN STD_LOGIC;
10            x: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
11 END arith unit;
12 -----
13 ARCHITECTURE arith_unit OF arith_unit IS
14     SIGNAL arith, logic: STD_LOGIC_VECTOR (7 DOWNTO 0);
15 BEGIN
16     WITH sel SELECT
17         x <= a WHEN "000",
18                     a+1 WHEN "001",
19                     a-1 WHEN "010",
20                     b WHEN "011",
21                     b+1 WHEN "100",
22                     b-1 WHEN "101",
23                     a+b WHEN "110",
24                     a+b+cin WHEN OTHERS;
25 END arith_unit;
26 -----

```




sel	Operation	Function	Unit
0000	$y \leq a$	Transfer a	Arithmetic
0001	$y \leq a+1$	Increment a	
0010	$y \leq a-1$	Decrement a	
0011	$y \leq b$	Transfer b	
0100	$y \leq b+1$	Increment b	
0101	$y \leq b-1$	Decrement b	
0110	$y \leq a+b$	Add a and b	
0111	$y \leq a+b+cin$	Add a and b with carry	
1000	$y \leq \text{NOT } a$	Complement a	Logic
1001	$y \leq \text{NOT } b$	Complement b	
1010	$y \leq a \text{ AND } b$	AND	
1011	$y \leq a \text{ OR } b$	OR	
1100	$y \leq a \text{ NAND } b$	NAND	
1101	$y \leq a \text{ NOR } b$	NOR	
1110	$y \leq a \text{ XOR } b$	XOR	
1111	$y \leq a \text{ XNOR } b$	XNOR	

logic_unit

```

1 ----- COMPONENT logic_unit: -----
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
4 -----
5 ENTITY logic_unit IS
6     PORT ( a, b: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
7             sel: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
8             x: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
9 END logic_unit;
10 -----
11 ARCHITECTURE logic_unit OF logic_unit IS
12 BEGIN
13     WITH sel SELECT
14         x <= NOT a WHEN "000",
15                 NOT b WHEN "001",
16                 a AND b WHEN "010",
17                 a OR b WHEN "011",
18                 a NAND b WHEN "100",
19                 a NOR b WHEN "101",
20                 a XOR b WHEN "110",
21                 NOT (a XOR b) WHEN OTHERS;
22 END logic_unit;
23 -----

```




sel	Operation	Function	Unit
0000	$y \leq a$	Transfer a	Arithmetic
0001	$y \leq a+1$	Increment a	
0010	$y \leq a-1$	Decrement a	
0011	$y \leq b$	Transfer b	
0100	$y \leq b+1$	Increment b	
0101	$y \leq b-1$	Decrement b	
0110	$y \leq a+b$	Add a and b	
0111	$y \leq a+b+cin$	Add a and b with carry	
1000	$y \leq \text{NOT } a$	Complement a	Logic
1001	$y \leq \text{NOT } b$	Complement b	
1010	$y \leq a \text{ AND } b$	AND	
1011	$y \leq a \text{ OR } b$	OR	
1100	$y \leq a \text{ NAND } b$	NAND	
1101	$y \leq a \text{ NOR } b$	NOR	
1110	$y \leq a \text{ XOR } b$	XOR	
1111	$y \leq a \text{ XNOR } b$	XNOR	

mux

```

1 ----- COMPONENT mux: -----
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
4 -----
5 ENTITY mux IS
6     PORT ( a, b: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
7             sel: IN STD_LOGIC;
8             x: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
9 END mux;
10 -----
11 ARCHITECTURE mux OF mux IS
12 BEGIN
13     WITH sel SELECT
14         x <= a WHEN '0',
15             b WHEN OTHERS;
16 END mux;
17 -----

```




sel	Operation	Function	Unit
0000	$y \leq a$	Transfer a	Arithmetic
0001	$y \leq a+1$	Increment a	
0010	$y \leq a-1$	Decrement a	
0011	$y \leq b$	Transfer b	
0100	$y \leq b+1$	Increment b	
0101	$y \leq b-1$	Decrement b	
0110	$y \leq a+b$	Add a and b	
0111	$y \leq a+b+cin$	Add a and b with carry	
1000	$y \leq \text{NOT } a$	Complement a	Logic
1001	$y \leq \text{NOT } b$	Complement b	
1010	$y \leq a \text{ AND } b$	AND	
1011	$y \leq a \text{ OR } b$	OR	
1100	$y \leq a \text{ NAND } b$	NAND	
1101	$y \leq a \text{ NOR } b$	NOR	
1110	$y \leq a \text{ XOR } b$	XOR	
1111	$y \leq a \text{ XNOR } b$	XNOR	

```

1 ----- Project ALU (main code): -----
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.all;
4 -----
5 ENTITY alu IS
6     PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
7             cin: IN STD_LOGIC;
8             sel: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
9             v: OUT STD LOGIC VECTOR(7 DOWNTO 0));
10 END alu;
11 -----
12 ARCHITECTURE alu OF alu IS
13 -----
14     COMPONENT arith_unit IS
15         PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
16                 cin: IN STD_LOGIC;
17                 sel: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
18                 x: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
19     END COMPONENT;
20 -----
21     COMPONENT logic_unit IS
22         PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
23                 sel: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
24                 x: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
25     END COMPONENT;
26 -----
27     COMPONENT mux IS
28         PORT ( a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
29                 sel: IN STD_LOGIC;
30                 x: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
31     END COMPONENT;
32 -----
33     SIGNAL x1, x2: STD_LOGIC_VECTOR(7 DOWNTO 0);
34 -----
35 BEGIN
36     U1: arith_unit PORT MAP (a, b, cin, sel(2 DOWNTO 0), x1);
37     U2: logic_unit PORT MAP (a, b, sel(2 DOWNTO 0), x2);
38     U3: mux PORT MAP (x1, x2, sel(3), y);
39 END alu;
40 -----

```



	Operation	Function	Unit
0	$y \leq a$	Transfer a	Arithmetic
1	$y \leq a+1$	Increment a	
0	$y \leq a-1$	Decrement a	
1	$y \leq b$	Transfer b	
0	$y \leq b+1$	Increment b	
1	$y \leq b-1$	Decrement b	
0	$y \leq a+b$	Add a and b	
1	$y \leq a+b+cin$	Add a and b with carry	
0	$y \leq \text{NOT } a$	Complement a	Logic
1	$y \leq \text{NOT } b$	Complement b	
0	$y \leq a \text{ AND } b$	AND	
1	$y \leq a \text{ OR } b$	OR	
0	$y \leq a \text{ NAND } b$	NAND	
1	$y \leq a \text{ NOR } b$	NOR	
0	$y \leq a \text{ XOR } b$	XOR	
1	$y \leq a \text{ XNOR } b$	XNOR	

main code

PORT MAP tricks

- There are two ways to map the PORTS of a COMPONENT during its instantiation: positional mapping and nominal mapping.
- Consider the following component declaration:

```
COMPONENT inverter IS
    PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
END COMPONENT;
...

```

- The following three instantiations are all identical.

```
U1 : inverter PORT MAP (x,y);
U2 : inverter PORT MAP (y=>b,x=>a);
U3 : inverter PORT MAP (x=>a,y=>b);
```

- Only in U1 the mapping is positional; that is, PORTS x and y correspond to a and b, respectively.

PORT MAP tricks

```
COMPONENT inverter IS
    PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
END COMPONENT;
...
U1 : inverter PORT MAP (x,y);
U2 : inverter PORT MAP (y=>b,x=>a);
U3 : inverter PORT MAP (x=>a,y=>b);
```

- Positional mapping (U1) is easier to write.
- Nominal mapping (U2 and U3) is less error prone.

Ports can also be left unconnected (using the keyword OPEN). For example:

```
U2: my_circuit PORT MAP (x=>a, y=>b, w=>OPEN, z=>d);
```

Next time

- Next class we will talk about:
 - Packages
 - Generic Components